ABSTRACT Recently, the demand for portable electronics and embedded systems has increased. These devices need low-power circuit designs because they depend on batteries as an energy resource. Moreover, multi-valued logic (MVL) circuits provide notable improvements over binary circuits in terms of interconnect complexity, chip area, propagation delay, and energy consumption. Therefore, this paper proposes new ternary circuits aiming to lower the power delay product (PDP) to save battery consumption. The proposed designs include new ternary gates [standard ternary inverter (STI) and ternary nand (TNAND)] and combinational circuits [ternary decoder (TDecoder), ternary half-adder (THA), and ternary multiplier (TMUL)] using carbon nano-tube field-effect transistors (CNFETs). This paper employs the best trade-off between reducing the number of used transistors, utilizing energy-efficient transistor arrangement such as transmission gate, and applying the dual supply voltages (V dd and V dd /2). The five proposed designs are compared with the latest 15 ternary circuits using the HSPICE simulator for different supply voltages, different temperatures, and different frequencies; 180 simulations are performed to prove the efficiency of the proposed designs. The results show the advantage of the proposed designs in reduction over 43% in terms of transistors' count for the ternary decoder and over 88%, 99%, 98%, 86%, and 78% in energy consumption (PDP) for the STI, TNAND, TDecoder, THA, and TMUL, respectively.
I. INTRODUCTION
The limitation in the binary circuit is due to a large number of connections thus requiring a big chip area and a notable increase in energy consumption. Whereas, Multi-Valued Logic (MVL) system has more than two-valued logic to lower interconnections, chip area of up to 70% [1] , and energy consumption by more than 50% [2] . Moreover, the authors of [3] has proved mathematically that ternary logic is the most efficient in circuit complexity and cost compared to other bases. Ternary logic systems can represented in two ways: balanced ternary logic (−1, 0, 1) corresponding to
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(−Vdd, 0, Vdd), and standard (unbalanced) ternary logic (0, 1, 2) corresponding to (0, Vdd/2, Vdd).
For the past decade, MVL has attracted researchers' attention over binary logic. MVL can be implemented in software (algorithm) and circuit design such as logic gates, combinational circuits, memory circuits, programmable logic arrays (PLAs), MV-Quantum Logic, and wireless sensor networks [4] - [10] .
Different transistor technologies have been used such as CMOS [11] , FinFet [12] , and CNFET [13] - [18] . Among the mentioned techniques, CNFET provides the best trade-off in terms of energy efficiency and circuit speed [19] .
Therefore, this paper uses CNFET technology in the design of the ternary circuits. The proposed designs will compare to the latest CNFET-based designs in [13] - [18] , which are VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ known to provide efficient circuit designs in terms of transistor count, power and PDP. In particular, [13] presents the STI , TNAND, TNOR, TDecoder, THA, and TMUL using CNFET. In [14] and [17] , a ternary decoder design described in replacing the TNOR with a binary NOR. In [15] , [16] , [18] , improved circuit designs for the STI , TNAND, THA, and TMUL, are presented. This paper proposes new designs for the STI , TNAND, TDecoder, THA, and TMUL by reducing the number of used transistors, utilizing energy-efficient transistor arrangement such as transmission gate and applying the dual supply voltages Vdd (0.9 V), and Vdd/2 (0.45 V) from the same power supply [18] .
The new designs provide a considerable gain in terms of system performance which they have the lowest PDP compared to the designs in [13] - [18] as demonstrated in the HSPICE-based simulation results. Therefore, the proposed circuits can be implemented in low-power portable electronics and embedded systems to save battery consumption.
The rest of the paper is organized as follows: Section II provides a background of CNFETs and existing ternary logic gates, while the proposed new ternary logic gates are described in section III, and the proposed combinational circuits in section IV. Simulation results and comparisons are discussed in section V followed by the Conclusion.
II. BACKGROUND A. CNFET DESIGN
Full details about the Stanford CNFET model found at [20] - [22] , but it is worth mentioning that the CNFETs use a semiconducting single-walled CNT as a channel for conduction with high drive current 35 µA when the supply voltage Vdd is equal to 0.9 V. The improvement of intrinsic CNFET over bulk MOSFET device is about 13 times better. The angle of atom arrangement along the tube in a single-walled CNT (SWCNT) is chirality vector which is represented by the integer pair (n, m). This chirality vector determines if the CNT is metallic or semiconducting; if n = m or n − m = 3j, where j is an integer, then the nanotube is metallic else it is semiconducting. The CNFET diameter can be calculated from the equation in (1):
where a 0 = 0.142 nm is the inter-atomic distance between each carbon atom and its neighbor, and the integer pair (n, m) represents the chirality vector. The characteristics of the CNFET model are similar to traditional MOSFETs. Except for the threshold voltage which is calculated by the following equation (2):
where a = 2.49 Åis the carbon to carbon atom distance, V π = 3.033 eV is the carbon bond energy in the tight binding model, e is the electron charge unit, and Dcnt is the CNT diameter.
In general, three chiralities can be used in the ternary logic design. Table 1 shows the relationship between the chirality, diameter, and threshold voltage.
B. EXISTING TERNARY LOGIC GATES
The basic ternary logic gates are NOT , AND, OR, NAND and NOR. A i and B j are the ternary inputs where i and j ∈ {0, 1, 2}. The ternary equations of the basic ternary logic gates are presented in (3):
In [13] , the authors present three types of ternary inverters, TNAND, and TNOR logic gate using CNFET. [13] , [16] , and [18] and the advantage of proposed logic gates.
The first inverter is a standard ternary inverter (STI ), the second is a negative ternary inverter (NTI ), and the third one is a positive ternary inverter (PTI ). Table 2 shows the truth table for the three ternary inverters. Table 3 shows the truth table for Two-inputs TNAND and TNOR logic gates.
III. PROPOSED TERNARY LOGIC GATES
The existing STI and TNAND logic gates designs in [13] , [16] , and [18] are shown in Fig. 15 and 16 in the appendix.
This section proposes new designs of STI and TNAND logic gates as shown in Fig. 1 Table 4 shows the disadvantage of the existing STI and TNAND in [13] , [16] , and [18] and the advantage of the proposed ternary logic gates. Table 6 shows the detailed operation of the proposed STI circuit of Fig. 1 .
When the input A is logic 0, then transistors (T1, and T4) are turned ON and (T2, and T5) are turned OFF. The output A p is equal to logic 2, then transistor (T3) is turned ON. Therefore, the outputĀ is equal to logic 2. When the input A is logic 1, then transistor (T1) is turned ON, and (T2, T4, and T5) are turned OFF. The output A p is equal to logic 2, then transistor (T3) is turned ON. Therefore, the outputĀ is equal to logic 1.
Finally, when the input A is logic 2, then transistors (T2, and T5) are turned ON and (T1, and T4) are turned OFF. The output A p is equal to logic 0, then transistor (T3) is turned OFF. Therefore, the outputĀ is equal to logic 0. Fig. 2 shows the transistor level design of the proposed two inputs TNAND where the chirality, diameter, and threshold voltage (Vth) of the CNFETs used are shown in Table 7 . Table 8 shows the selected combinations of two ternary inputs A and B to describe the operation of the proposed TNAND logic gate circuit of Fig. 2 .
B. PROPOSED TERNARY NAND
When the inputs (A, B) are (0 V, 0 V), then transistors (T1, T3, T7, and T8) are turned ON and (T2, T4, T9, and T10) are turned OFF. The outputs (A n , B n ) are equal to (0.9 V, 0.9 V), then transistors (T5, and T6) are turned OFF. Therefore, the output is equal to 0.9 V.
When the inputs (A, B) are (0 V, 0.45 V), then transistors (T1, T4, and T7) are turned ON and (T2, T3, T8, T9, and T10) are turned OFF. The outputs (A n , B n ) are equal to (0.9 V, 0 V), then transistor (T6) is turned ON and (T5) is turned OFF. Therefore, the output is equal to 0.9 V.
When the inputs (A, B) are (0.45 V, 0.45 V), then transistors (T2, and T4) are turned ON and (T1, T3, T7, T8, T9, and T10) are turned OFF. The outputs (A n , B n ) are equal to (0 V, 0 V), then transistors (T5, and T6) are turned ON. Therefore, the output is equal to 0.45 V. Finally, when the inputs (A, B) are (0.45 V, 0.9 V), then transistors (T2, T4, and T10) are turned ON and (T1, T3, T7, T8, and T9) are turned OFF. The outputs (A n , B n ) are equal to (0 V, 0 V), then transistors (T5, and T6) are turned ON. Therefore, the output is equal to 0.45 V.
IV. PROPOSED COMBINATIONAL CIRCUITS
This section proposes some of the combinational circuits such as TDecoder, THA, and TMUL.
A. PROPOSED TERNARY DECODER
The ternary decoder converts n trits information inputs to a maximum 3 n unique outputs. It is used in many applications such as the ternary adder, ternary multiplier, ternary memory, and others.
Ternary decoder with one ternary input (X), and three binary outputs (X 0 , X 1 , X 2 ) are described mathematically in equation (4) and its truth table is shown in Table 10 .
The existing TDecoders in [13] , [14] , and [17] are shown in Fig. 17 in the appendix with 16, 10, and 11 transistors respectively.
This section proposes a new design of TDecoder with 9 transistors through replacing the TNOR and the second NTI with a novel sub-circuit and a binary inverter respectively as represented in Fig. 3 . Fig. 3 shows the transistor level design of the proposed TDecoder. It consists of one negative ternary inverter (NTI), one positive ternary inverter (PTI), one binary inverter, and a novel sub-circuit. Table 9 shows the disadvantage of the existing TDecoder in [13] , [14] , and [17] and the advantage of the proposed TDecoder. [13] , [14] , and [17] and the advantage of proposed TDecoder . The chirality, diameter, and threshold voltage (Vth) of the CNFETs used are shown in Table 11 , and the detailed operation of the proposed circuit described in Table 12 .
When the input X is logic 0, then transistors (T1, and T3) are turned ON and (T2, T4, and T7) are turned OFF. The output X 0 and the intermediate Y are equal to logic 2. Then (T5, and T8) are turned OFF and (T6, and T9) are turned ON. Therefore, the outputs X 1 and X 2 are equal to logic 0.
When the input X is logic 1, then transistors (T2, T3, and T7) are turned ON and (T1, and T4) are turned OFF. The output X 0 is equal to logic 0, and the intermediate Y is equal to logic 2. Then (T5, and T9) are turned OFF and (T6, and T8) are turned ON. Therefore, the output X 1 is equal to the value of Y which is logic 2 and the output X 2 is equal to logic 0.
Finally, when the input X is logic 2, then transistors (T2, T4, and T7) are turned ON and (T1, and T3) are turned OFF. The output X 0 and the intermediate Y are equal to logic 0. Then (T6, and T9) are turned OFF and (T5, and T8) are turned ON. Therefore, the output X 1 is equal to the value of Y which is logic 0, and the output X 2 is equal to logic 2.
B. PROPOSED TERNARY HALF ADDER
Ternary half adder (THA) is able to add two ternary inputs and provides two outputs: the Sum and the Carry. Table 13 shows the Karnaugh map of THA. The equations of sum and carry derived from Table 13 are (5) and (6) as follow:
where A k and B k , are the outputs of the TDecoder from inputs A and B respectively. The existing THA in [13] , [15] , and [16] are shown in Fig. 18 in the appendix with 136, 112, and 112 transistors respectively.
This section proposes a new design of THA with 85 transistors using De Morgan's Law and dual power supply (Vdd and Vdd/2) to eliminate the encoder level shifter in [13] , [15] . Also, it uses the proposed TDecoder of Fig. 3 , the proposed STI of Fig. 1 and the proposed TNAND of Fig. 2 , and removes one common NAND as illustrate in Fig. 4 . Fig. 4 shows the proposed THA. It consists of two proposed TDecoders, eight 2-inputs binary NAND, three 3-inputs binary NAND, one binary inverter, one proposed TNAND, and one proposed STI . Table 14 shows the total transistors' count of the proposed THA.
The operation of the proposed THA: Two ternary inputs A and B fed to the proposed TDecoder and produce outputs as (A 2 , A 1 , A 0 ) and (B 2 , B 1 , B 0 ). These outputs will drive the eight 2-inputs binary NAND, the three 3-inputs binary NAND logic gates, the proposed STI , binary inverter, and the proposed TNAND to get the Sum and the Carry as final outputs.
C. PROPOSED TERNARY MULTIPLIER
Ternary multiplier (TMUL) is able to multiply two ternary inputs and provides two outputs: the Product and the Carry. Table 15 shows the Karnaugh map of TMUL. The equations of Product and Carry derived from Table 15 are (7) and (8) as follow:
where A k and B k , are the outputs of the TDecoder from inputs A and B respectively. The existing TMUL in [13] , [15] , and [16] are shown in Fig. 19 in the appendix with 100, 86, and 76 transistors respectively.
This section proposes a new design of TMUL with 61 transistors using De Morgan's Law and the dual power supply (Vdd and Vdd/2) to eliminate the encoder level shifter in [13], [15] . Also, it uses the proposed TDecoder of Fig. 3 , the proposed STI of Fig. 1 and the proposed NAND of Fig. 2 , and removes one common NAND as illustrate in Fig. 5 . Fig. 5 shows the proposed TMUL. It consists of two proposed TDecoders, six binary NAND, two binary inverters, one proposed STI , and one proposed TNAND. Table 16 shows the total transistors' count of the proposed TMUL.
The operation of the proposed TMUL: Two ternary inputs A and B fed to the proposed TDecoders and produce outputs as (A 2 , A 1 , A 0 ) and (B 2 , B 1 , B 0 ) . These outputs will drive the four 2-inputs binary NAND, the two 2-inputs binary NAND logic gates, the proposed STI , the two binary inverters, and the proposed TNAND to get the Product and the Carry as final outputs.
V. SIMULATION RESULTS AND COMPARISONS
As mentioned in the Introduction that CNFET provides better energy efficiency compared to CMOS, FinFET, and other transistor technologies [19] .
Therefore, the proposed STI , TNAND, TDecoder, THA, and TMUL are simulated and compared to CNFET-Based ternary circuits in [13] - [18] .
All the twenty circuits are extensively simulated and tested using the HSPICE simulator with 32-nm channel length for different power supplies (0.8 V, 0.9 V, 1 V), different temperatures (10 • C, 27 • C, 70 • C ), and different frequencies (0.5 GHz, 1 GHz, 2 GHz).
One hundred eighty simulations are performed to study the performance and efficiency of the proposed five circuits in the separate sections below.
Although CNFET-based circuit may suffer performance changes due to device variability, this effect has not been considered in this work. Table 17 shows some essential parameters of the CNFET model used in all the circuits with brief descriptions. All input signals have a rise and fall time of 20 ps. The propagation delay of the circuit is measured, for example, for t 1 as shown in Fig. 8 , when the input (X ) is rising from 0 to 1, and the output (X 0 ) is falling from 2 to 0. A similar procedure is done to get all possible rising and falling propagation delays for outputs of all studied circuits and find the maximum propagation delay for each circuit.
Then the average power consumption, maximum propagation delay, and maximum power delay product (PDP) are obtained for all circuits.
The performance of the five proposed circuits will be compared to other designs for the Power-Delay Product PDP (energy consumption). Fig. 6 -10 illustrate the transient analysis of the proposed STI , TNAND, TDecoder, THA, and TMUL respectively.
A. TRANSIENT ANALYSIS OF PROPOSED CIRCUITS

B. COMPARISON OF TRANSISTORS' COUNT
The minimization of transistors' count is not the only factor that affects the performance of the proposed circuits, but it is VOLUME 7, 2019 a good factor. The other factors are described in the following subsections. Table 18 shows the comparison of transistors' count for STI , TNAND, TDecoder, THA, and TMUL compared to [13] - [18] .
This comparison of the proposed circuits demonstrates a notable reduction in transistors' count. For STI , around 16 .67% compared to STI in [13] , [16] , and [18] . For TNAND, around 0% compared to TNAND in [13] , [16] , and [18] . For TDecoder, around 43.75%, 10%, and 18.18% compared to TDecoder in [13] , [14] , and [17] respectively. For THA, around 37.5%, 24.11%, and 24.11% compared to THA in [13] , [15] , and [16] respectively. For TMUL, around 39%, 29.07%, and 19.74% compared to TMUL in [13] , [15] , and [16] respectively. 
C. COMPARISON OF DIFFERENT STI CIRCUITS
1) IMPACT OF DIFFERENT POWER SUPPLIES
The effect of different power supplies (0.8 V, 0.9 V, 1 V) on the performance metrics of all proposed circuits is studied. Simulation is done at 1 GHz operating frequency and room temperature at 27 • C as illustrated in Fig. 11 (a) .
The comparison of the proposed STI demonstrates a notable reduction in PDP as shown in Fig. 11 (a) . For Vdd=0.8 V, around 28.33%, 88.68%, and 80.37% compared to [13] , [16] , and [18] respectively. For Vdd=0.9 V, around 61.22%, 83.95%, and 86.38% compared to [13] , [16] , and [18] respectively. For Vdd=1 V, around 30.42%, 68.98%, and 74.05% compared to [13] , [16] , and [18] respectively.
2) IMPACT OF DIFFERENT TEMPERATURES
Temperature noise is one of the most critical issues which negatively affect the performance of the circuit.
The effect of different temperatures (10 • C, 27 • C, 70 • C) on the performance metrics of all proposed circuits is studied. Simulation is done at 1 GHz operating frequency, and power supply Vdd equals 0.9 V as illustrated in Fig. 11 (b) . The comparison of the proposed STI demonstrates a notable reduction in PDP as shown in Fig. 11 (b) . For Temperature = 10 • C, around 27.88%, 79.95%, and 78.15% compared to [13] , [16] , and [18] respectively. For Temperature = 27 • C, around 61.22%, 83.95%, and 86.38% compared to [13] , [16] , and [18] respectively. For Temperature = 70 • C, around 30.89%, 83.96%, and 78.73% compared to [13] , [16] , and [18] respectively.
3) IMPACT OF DIFFERENT FREQUENCIES
Electronic circuits behave very differently at high frequencies because due to a change in the behavior of passive components (resistors, inductors, and capacitors) and parasitic effects on active components, PCB tracks and grounding patterns at high frequencies.
Recently, High-frequency operation is a demand for electronic devices. The effect of different frequencies (0.5 GHz, 1 GHz, 2 GHz) on the performance metrics of all proposed circuits is studied. Simulation is done at power supply Vdd equals 0.9 V, and temperature equals 27 • C as illustrated in Fig. 11(c) .
The comparison of the proposed STI demonstrates a notable reduction in PDP as shown in Fig. 11 (c) . For frequency = 0.5 GHz, around 40.60%, 86.38%, and 79.93% compared to [13] , [16] , and [18] respectively. For frequency = 1 GHz, around 61.22%, 83.95%, and 86.38% compared to [13] , [16] , and [18] respectively. For frequency = 2 GHz, around 30.20%, 63.45%, and 75.52% compared to [13] , [16] , and [18] respectively. 
D. COMPARISON OF DIFFERENT TNAND CIRCUITS
1) IMPACT OF DIFFERENT POWER SUPPLIES
Simulation is done at 1 GHz operating frequency and room temperature at 27 • C as illustrated in Fig. 12 (a) .
The comparison of the proposed TNAND demonstrates a notable reduction in PDP as shown in Fig. 12 (a) . For Vdd=0.8 V, around 32.53%, 99.64%, and 90.07% compared to [13] , [16] , and [18] respectively. For Vdd=0.9 V, around 69.22%, 93.73%, and 94.35% compared to [13] , [16] , and [18] respectively. For Vdd=1 V, around 44.6%, 79.27%, and 98.3% compared to [13] , [16] , and [18] respectively.
2) IMPACT OF DIFFERENT TEMPERATURES
The effect of different temperatures (10 • C, 27 • C, 70 • C) on the performance metrics of all proposed circuits is studied.
Simulation is done at 1 GHz operating frequency, and power supply Vdd equals 0.9 V as illustrated in Fig. 12 (b) .
The comparison of the proposed TNAND demonstrates a notable reduction in PDP as shown in Fig. 12 (b) . For Temperature = 10 • C, around 60.88%, 94.09%, and 93.08% compared to [13] , [16] , and [18] respectively. For Temperature = 27 • C, around 69.22%, 93.73%, and 94.35% compared to [13] , [16] , and [18] respectively. For Temperature = 70 • C, around 61.34%, 90.13%, and 92.06% compared to [13] , [16] , and [18] respectively.
3) IMPACT OF DIFFERENT FREQUENCIES
The effect of different frequencies (0.5 GHz, 1 GHz, 2 GHz) on the performance metrics of all proposed circuits is studied.
Simulation is done at power supply Vdd equals 0.9 V, and temperature equals 27 • C as illustrated in Fig. 12 (c) .
The comparison of the proposed TNAND demonstrates a notable reduction in PDP as shown in Fig. 12 (c) . For frequency = 0.5 GHz, around 71.46%, 94.18%, and 94.79% compared to [13] , [16] , and [18] respectively. For frequency = 1 GHz, around 69.22%, 93.73%, and 94.35% compared to [13] , [16] , and [18] respectively. For frequency = 2 GHz, around 61.27%, 92.23%, and 92.66% compared to [13] , [16] , and [18] respectively. Table 19 shows the comparison to the existing Ternary Decoder in [13] , [14] , and [17] in terms of the average power consumption, maximum propagation delay, and maximum energy (PDP) for different supply voltages (0.8 V, 0.9 V, 1 V), same temperature (27 • C), and same frequency (1 GHz). The boldface values are the best values among others.
E. COMPARISON OF DIFFERENT TDECODER CIRCUITS 1) IMPACT OF DIFFERENT POWER SUPPLIES
The comparison of the proposed Ternary Decoder demonstrates a notable reduction in PDP as shown in Table 19 . For Vdd=0.8 V, around 54.01%, 23.64%, and 98.85% compared to [13] , [14] , and [17] respectively. For Vdd=0.9 V, around 47.91%, 19.8%, and 98.86% compared to [13] , [14] , and [17] respectively. For Vdd=1 V, around 60.7%, 48.17%, and 97.74% compared to [13] , [14] , and [17] respectively. Table 20 shows the comparison to the existing Ternary Decoder in [13] , [14] , and [17] in terms of the average power consumption, maximum propagation delay, and maximum energy (PDP) for different temperatures (10 • C, 27 • C, 70 • C), same supply voltage Vdd (0.9 V), and same frequency (1 GHz).
2) IMPACT OF DIFFERENT TEMPERATURES
The comparison of the proposed Ternary Decoder demonstrates a notable reduction in PDP as shown in Table 20 . For Temperature = 10 • C, around 46.82%, 24.62%, and 98.27% compared to [13] , [14] , and [17] respectively. For Temperature = 27 • C, around 47.91%, 19.8%, and 98.86% compared to [13] , [14] , and [17] respectively. For Temperature = 70 • C, around 44.29%, 18%, and 98.5% compared to [13] , [14] , and [17] respectively. Table 21 shows the comparison to the existing Ternary Decoder in [13] , [14] , and [17] in terms of the average power consumption, maximum propagation delay, and maximum energy (PDP) for different frequencies (0.5 GHz, 1 GHz, VOLUME 7, 2019 FIGURE 15. Existing STI in (a) [13] , (b) [16] , and (c) [18] .
3) IMPACT OF DIFFERENT FREQUENCIES
FIGURE 16.
Existing TNAND in (a) [13] , (b) [16] , and (c) [18] .
2 GHz), same temperatures (27 • C), and same supply voltage Vdd (0.9 V).
The comparison of the proposed Ternary Decoder demonstrates a notable reduction in PDP as shown in Table 21 . For frequency = 2 GHz, around 52.8%, 21.79%, and 98.28% compared to [13] , [14] , and [17] respectively. For frequency = 1 GHz, around 47.91%, 19.8%, and 98.86% compared to [13] , [14] , and [17] respectively. For frequency = 0.5 GHz, around 44.55%, 19.86%, and 99.18% compared to [13] , [14] , and [17] respectively. 
1) IMPACT OF DIFFERENT POWER SUPPLIES
Simulation is done at 1 GHz operating frequency and room temperature at 27 • C as illustrated in Fig. 13 (a) .
The comparison of the proposed THA demonstrates a notable reduction in PDP as shown in Fig. 13 (a) . For Vdd=0.8 V, around 86.16%, 72.53%, and 64.55% compared to [13] , [15] , and [16] respectively. For Vdd=0.9 V, around 73.43%, 61.24%, and 49.97% compared to [13] , [15] , and [16] respectively. For Vdd=1 V, around 76.75%, 72.82%, and 62.85% compared to [13] , [15] , and [16] respectively.
2) IMPACT OF DIFFERENT TEMPERATURES
Simulation is done at 1 GHz operating frequency, and power supply Vdd equals 0.9 V as illustrated in Fig. 13 (b) .
The comparison of the proposed THA demonstrates a notable reduction in PDP as shown in Fig. 13 (b) . For Temperature = 10 • C, around 68.97%, 58.08%, and 42.78% compared to [13] , [15] , and [16] respectively. For Temperature = 27 • C, around 73.43%, 61.24%, and 49.97% compared FIGURE 17. Existing TDecoder in (a) [13] , (b) [14] , and (c) [17] .
to [13] , [15] , and [16] respectively. For Temperature = 70 • C, around 69.58%, 59.51%, and 46.28% compared to [13] , [15] , and [16] respectively.
3) IMPACT OF DIFFERENT FREQUENCIES
Simulation is done at power supply Vdd equals 0.9 V, and temperature equals 27 • C as illustrated in Fig. 13 (c) .
The comparison of the proposed THA demonstrates a notable reduction in PDP as shown in Fig. 13 (c) . For frequency = 0.5 GHz, around 74.4%, 66.04%, and 55.94% compared to [13] , [15] , and [16] respectively. For frequency = 1 GHz, around 73.43%, 61.24%, and 49.97% compared to [13] , [15] , and [16] respectively. For frequency = 2 GHz, around 72.01%, 60.22%, and 48.4% compared to [13] , [15] , and [16] respectively. 
1) IMPACT OF DIFFERENT POWER SUPPLIES
Simulation is done at 1 GHz operating frequency and room temperature at 27 • C as illustrated in Fig. 14 (a) .
The comparison of the proposed TMUL demonstrates a notable reduction in PDP as shown in Fig. 14 (a) . For Vdd=0.8 V, around 78.16%, 65.77%, and 49.49% compared to [13] , [15] , and [16] respectively. For Vdd=0.9 V, around 73.19%, 62.52%, and 43.19% compared to [13] , [15] , and [16] respectively. For Vdd=1 V, around 72.58%, 63.58%, and 44.55% compared to [13] , [15] , and [16] respectively.
2) IMPACT OF DIFFERENT TEMPERATURES
Simulation is done at 1 GHz operating frequency, and power supply Vdd equals 0.9 V as illustrated in Fig. 14 (b) .
The comparison of the proposed TMUL demonstrates a notable reduction in PDP as shown in Fig. 14 (b) . For Temperature = 10 • C, around 70.51%, 61.25%, and 38.36% compared to [13] , [15] , and [16] respectively. For Temperature = 27 • C, around 73.19%, 62.52%, and 43.19% compared to [13] , [15] , and [16] respectively. For Temperature = 70 • C, around 70.17%, 60.32%, and 40.82% compared to [13] , [15] , and [16] respectively.
3) IMPACT OF DIFFERENT FREQUENCIES
Simulation is done at power supply Vdd equals 0.9 V, and temperature equals 27 • C as illustrated in Fig. 14 (c) .
The comparison of the proposed TMUL demonstrates a notable reduction in PDP as shown in Fig. 14 (c) . For frequency = 0.5 GHz, around 75.15%, 67.2%, and 50.38% compared to [13] , [15] , and [16] respectively. For frequency = 1 GHz, around 73.19%, 62.52%, and 43.19% compared to [13] , [15] , and [16] respectively. For frequency = 2 GHz, around 73.31%, 61.97%, and 40.91% compared to [13] , [15] , and [16] respectively.
The advantage of all proposed circuits is that they have the lowest PDP among all investigated circuits for different supply voltages, temperatures, and frequencies. Therefore, they are more suitable for low-power portable electronics and embedded systems to save battery consumption.
VI. CONCLUSION
This paper proposed new designs for the Standard Ternary Inverter, Ternary NAND, Ternary Decoder, Ternary Half Adder, and Ternary Multiplier that aim to keep highperformance levels and energy efficiency.
The design process tried to optimize several circuit techniques such as reducing the number of used transistors, FIGURE 18. Existing THA in (a) [13] , (b) [15] , and (c) [16] .
utilizing energy-efficient transistor arrangements, and applying the dual supply voltages (Vdd and Vdd/2).
The proposed ternary circuits are compared to the latest fifteen ternary circuits, simulated and tested using HSPICE simulator under various operating conditions with different supply voltages, different temperatures, and different frequencies.
One hundred eighty simulations are performed to prove the efficiency of the proposed designs. The results prove the merits of the approach in terms of reduced energy consumption (PDP) compared to other existing designs.
Therefore, the proposed circuits can be implemented in low-power portable electronics and embedded systems to save battery consumption.
APPENDIX INVESTIGATED CIRCUITS FROM THE LITERATURE
See Figs. 15-19.
FIGURE 19.
Existing TMUL in (a) [13] , (b) [15] , and (c) [16] .
